Search
- Past Issues
- e-Submission
-
KCI Accredited Journals KCI 등재지
KCI Impact Factor 0.54
Editorial Office
- +82-2-538-0962
- +82-2-538-0963
- kmeps@kmeps.or.kr
- http://kmeps.or.kr/
KCI Accredited Journals KCI 등재지
KCI Impact Factor 0.54
Journal of the Microelectronics and Packaging Society 2023;30(4):8-16. Published online: Feb, 20, 2024
DOI : doi.org/10.6117/kmeps.2023.30.4.008
The importance of next-generation packaging technologies is being emphasized as a solution as the miniaturization of devices reaches its limits. To address the bottleneck issue, there is an increasing need for 2.5D and 3D interconnect pitches. This aims to minimize signal delays while meeting requirements such as small size, low power consumption, and a high number of I/Os. Hybrid bonding technology is gaining attention as an alternative to conventional solder bumps due to their limitations such as miniaturization constraints and reliability issues in high-temperature processes. Recently, there has been active research conducted on SiCN to address and enhance the limitations of the Cu/ SiO2 structure. This paper introduces the advantages of Cu/SiCN over the Cu/SiO2 structure, taking into account various deposition conditions including precursor, deposition temperature, and substrate temperature. Additionally, it provides insights into the core mechanisms of SiCN, such as the role of Dangling bonds and OH groups, and the effects of plasma surface treatment, which explain the differences from SiO2. Through this discussion, we aim to ultimately present the achievable advantages of applying the Cu/SiCN hybrid bonding structure.
Keywords 3D IC Package, Hybrid bonding, SiCN Dielectric, Cu/SiCN