![](/html/templates/default/images/main/pic/journal01.png)
Search
- Past Issues
- e-Submission
-
KCI Accredited Journals KCI 등재지
KCI Impact Factor 0.54
Editorial Office
- +82-2-538-0962
- +82-2-538-0963
- kmeps@kmeps.or.kr
- http://kmeps.or.kr/
KCI Accredited Journals KCI 등재지
KCI Impact Factor 0.54
Journal of the Microelectronics and Packaging Society 2019;26(2):51-54. Published online: Sep, 20, 2019
DOI : 10.6117/kmeps.2019.26.2.0051
실리콘 기판상에 여러 조건의 전류밀도에서 로듐 도금을 실시하였다. 직류전원의 경우 전류밀도가 증가하면 로듐 표면에 균열이 발생하였다. 잔류응력을 낮추기 위하여 펄스전류를 인가하였다. 펄스전류의 off 시간이 도금층의 잔 류응력을 낮추는데 영향을 주었다. 펄스전류의 인가 주기를 5:5로 하였을 경우 균열 없는 로듐 도금층을 얻었다.
The electrodeposition of rhodium (Rh) on silicon substrate at different current conditions were investigated. The cracks were found at high current density during the direct current (DC) plating. The pulse current (PC) plating were applied to avoid the formation of cracks on the deposits. Off time in the pulse plating relieved the residual stress of the Rh deposits and consequently the current conditions for the crack-free Rh deposits were obtained. Optimum pulse current (PC) condition is 5:5 (on:off) for the crack-free Rh electroplating.
Keywords Rhodium, electroplating, pulse current plating, residual stress